

# RV1126 Linaro CE SDK Design

## I2C MAP


Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPIO0_B4_u I2C0_SDA/GPIO0_B5_u	PMUI01	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC3V3_SYS	RK809-2	0x20		PMIC
I2C1	I2C1_SCL/UART4_CTSN_M2/GPIO1_D3_u I2C1_SDA/UART4_RTSN_M2/GPIO1_D2_u	VCCIO4	I2C1_SCL I2C1_SDA	VCC1V8_DOVDD				
I2C2	I2C2_SCL/PWM4_M0/GPIO0_C2_D I2C2_SDA/PWM5_M0/GPIO0_C3_D	PMUI01_VDD	I2C2_SCL I2C2_SDA	VCC3V3_SYS				
I2C3	CIF_D0_M0/I2S0_SCLK_TX_M1/UART4_TX_M0/I2C3_SCL_M0/PWM8_M0/GPIO3_A4_D CIF_D1_M0/RGMII_CRS_M0/I2S0_LRCK_TX_M1/UART4_RX_M0/I2C3_SDA_M0/PWM9_M0/GPIO3_A5_D	VCCIO6	I2C3_SCL_M0 I2C3_SDA_M0	VCC_1V8				
I2C4	I2C4_SCL_M0/CAN_RXD_M0/UART3_TX_M2/PWM7_IR_M1/GPIO3_A0_U I2C4_SDA_M0/CAN_TXD_M0/UART3_RX_M2/PWM11_IR_M1/GPIO3_A1_U	VCCIO5	I2C4_SCL_M0 I2C4_SDA_M0	VCC_3V3				
I2C5	CIF_D4_M0/RGMII_RXD3_M0/I2S0_MCLK_M1/UART5_RTSN_M0/I2C5_SCL_M1/GPIO3_B0 CIF_D5_M0/RGMII_TXD2_M0/I2S0_SCLK_RX_M1/UART5_CTSN_M0/I2C5_SDA_M1/GPIO3_B1	VCCIO6	I2C5_SCL_M1 I2C5_SDA_M1	VCC_1V8				

### Reference Design Main Functions Introduction

Power	RK809-2 + 2DCDC
RAM	EMMC/SLC NAND FLASH/SPI FLASH
ROM	DDR3L/DDR3/LPDDR3/LPDDR4
Interface	SDMMC/SDIO/MAC/LCD/CIF/MIPI_DSI/MIPI_CSI0/ MIPI_CSI1/LVDS0/LVDS1/I2S/PDM/USB/ADC

 <b>厦门贝启科技有限公司</b>			
项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	00.Cover Page		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	0 of 26


# Power Diagram



# RV1126\_RV1109 Power-on Sequence

Power Name	PMIC Channel	Time Slot (step 2ms)	Default voltage	Supply Limit	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC_BUCK5	RR809-2 BUCK5	Slot: 1	2.2V	2.5A	ON	ON		
VCC0V8_PMU	RR809-2 LDO3	Slot: 2	0.8V	0.1A	ON	ON		
VCC_0V8	RR809-2 LDO1	Slot: 2	0.8V	0.4A	ON	OFF		
VDD LOGIC	Ext (SY8089AAC)	Slot: 2	0.8V	2.5A	ON	OFF		
VDD ARM	RR809-2 BUCK2	Slot: 2	0.8V	2.5A	ON	OFF		
VCC1V8_PMU	RR809-2 LDO2	Slot: 3	1.8V	0.4A	ON	ON		
VCC_1V8	RR809-2 LDO4	Slot: 3	1.8V	0.4A	ON	OFF		
VDD NPU	RR809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF		
VDD VEPUPU	RR809-2 BUCK1	Slot: 2	0.8V	2.0A	ON	OFF		
VCC DDR	RR809-2 BUCK3	Slot: 3	1.5V	1.5A	ON	ON		
VCC3V3_SYS	RR809-2 BUCK4	Slot: 4	3.3V	1.5A	ON	ON		
VCC_3V3	RR809-2 SWOUT2	Slot: 4	3.3V	1.5A	ON	OFF		
VCCIO_SD	RR809-2 LDO8	Slot: 4	3.3V	0.4A	ON	OFF		
VCC3V3_SD	RR809-2 LDO9	Slot: 4	3.3V	0.4A	ON	OFF		
VCC1V8_DOVDD	RR809-2 LDO5		1.8V	0.4A	OFF	OFF		
VCC_DVDD	RR809-2 LDO6		1.2V	0.4A	OFF	OFF		
VCC_AVDD	RR809-2 LDO7		2.8V	0.4A	OFF	OFF		
VCC5V0_HOST	RR809-2 SWOUT1		5V	2.1A	OFF	OFF		
RESET								

NOTE: VCC\_DVDD and VCC\_AVDD according to camera sensor voltage




**贝启科技**  
beiqitech.com 厦门贝启科技有限公司

项目: RV1126\_LINARO\_CE  
文件: RV1126\_CE\_SCH  
图纸: 01.Power Diagram and Sequence  
修改日期: Tuesday, April 13, 2021 版本: v0.1  
设计者: CZA 页码: 01 of 26

# IO Power Domain Map


IO Domain	IO Group	Support of IO Voltage		Default Actual assigned IO Domain Voltage			Notes
		1.8V	3.3V	Net Name of Power Supply	Power Source	Voltage	
PMUIO0	<i>GPI00A</i>	✓	✓	<i>VCC1V8_PMU</i>	<i>RK809-2_LDO2</i>	<i>1.8V</i>	
PMUIO1	<i>GPI00BC</i>	✓	✓	<i>VCC3V3_SYS</i>	<i>RK809-2_BUCK4</i>	<i>3.3V</i>	
VCCIO1	<i>GPI00CD/GPI01A</i>	✓	✓	<i>VCCIO_FLASH</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	<i>GPI00_B3/FLASH_VOL_SEL pin defined as a set pin for VCCIO1 voltage domain after power-on reset. It is pull-up for 1.8V</i>
VCCIO2	<i>GPI01AB</i>	✓	✓	<i>VCCIO_SD</i>	<i>RK809-2_LDO8</i>	<i>3.3V</i>	
VCCIO3	<i>GPI01BCD</i>	✓	✓	<i>VCCIO3_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO4	<i>GPI01D/GPI02A</i>	✓	✓	<i>VCCIO4_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO5	<i>GPI02ABCD/GPI03A</i>	✓	✓	<i>VCCIO5_VDD</i>	<i>RK809-2_SWOUT2</i>	<i>3.3V</i>	
VCCIO6	<i>GPI03ABC</i>	✓	✓	<i>VCCIO6_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	
VCCIO7	<i>GPI03D/GPI04A</i>	✓	✓	<i>VCCIO7_VDD</i>	<i>RK809-2_LDO4</i>	<i>1.8V</i>	

 <span style="font-weight: bold;">贝启科技</span> beiqicloud.com    厦门贝启科技有限公司			
项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	02.IO Power Domain Map		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	02 of 26

# Power

U1000N  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90



## NPU/LOGIC/VEPU/ARM Power




## Supply for VCCIO1~7 Power

VCCIO\_VDD\_1V8



VCC\_1V8



For NPU Power




For VEPU Power




U10000  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90

## VSS/AVSS





# GND

 <b>贝启科技</b> beiqicloud.com 厦门贝启科技有限公司	
项目:	RV1126_LINARO_CE
文件:	RV1126_CE_SCH
图纸:	03.RV1126/1109_Power/GND
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	V0.1
页码:	03 of 26


# OSC/PLL/PMUIO


U1000K  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90



**NOTE:**  
PMUIO\_VDD\_0V8 and PLL\_AVDD\_0V8 share one power supply and one decoupling capacitor, which is placed close to the pin position.

PMUIO\_VDD\_1V8 and PLL\_AVDD\_1V8 share one power supply and one decoupling capacitor, which is placed close to the pin position.



 <b>贝启科技</b> beiqicloud.com		<b>厦门贝启科技有限公司</b>	
项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	04.RV1126/1109_OSC/PLL/PMUIO		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	04 of 26

# DDR Controller

U1000A  
SOC RV1126/RV1109  
BGA409 14R00X14R00X0R90

## DDR


DDR_D0	K4	DDR3/4 DQ0	LPDDR4 D8 A	LPDDR3 D2
DDR_D1	J4	DDR3/4 DQ1	LPDDR4 D9 A	LPDDR3 D6
DDR_D2	P4	DDR3/4 DQ2	LPDDR4 D10 A	LPDDR3 D4
DDR_D3	N4	DDR3/4 DQ3	LPDDR4 D11 A	LPDDR3 D0
DDR_D4	J3	DDR3/4 DQ4	LPDDR4 D12 A	LPDDR3 D3
DDR_D5	K3	DDR3/4 DQ5	LPDDR4 D13 A	LPDDR3 D7
DDR_D6	M4	DDR3/4 DQ6	LPDDR4 D14 A	LPDDR3 D5
DDR_D7	P3	DDR3/4 DQ7	LPDDR4 D15 A	LPDDR3 D1
DDR_DM0	N3	DDR3/4 DM0	LPDDR4 DM1 A	LPDDR3 DM0
DDR_DQS0P	L4	DDR3/4 DQS0P	LPDDR4 DQS1P A	LPDDR3 DQS0P
DDR_DQS0N	L3	DDR3/4 DQS0N	LPDDR4 DQS1N A	LPDDR3 DQS0N
DDR_D8	D2	DDR3/4 DQ8	LPDDR4 D0 B	LPDDR3 D10
DDR_D9	D1	DDR3/4 DQ9	LPDDR4 D1 B	LPDDR3 D11
DDR_D10	H2	DDR3/4 DQ10	LPDDR4 D2 B	LPDDR3 D8
DDR_D11	H1	DDR3/4 DQ11	LPDDR4 D3 B	LPDDR3 D9
DDR_D12	G1	DDR3/4 DQ12	LPDDR4 D4 B	LPDDR3 D12
DDR_D13	E1	DDR3/4 DQ13	LPDDR4 D5 B	LPDDR3 D13
DDR_D14	C1	DDR3/4 DQ14	LPDDR4 D6 B	LPDDR3 D14
DDR_D15	C2	DDR3/4 DQ15	LPDDR4 D7 B	LPDDR3 D15
DDR_DM1	E2	DDR3/4 DM1	LPDDR4 DM0 B	LPDDR3 DM1
DDR_DQS1P	F2	DDR3/4 DQS1P	LPDDR4 DQS0P B	LPDDR3 DQS1P
DDR_DQS1N	F1	DDR3/4 DQS1N	LPDDR4 DQS0N B	LPDDR3 DQS1N
DDR_D16	K1	DDR3/4 DQ16	LPDDR4 D0 A	LPDDR3 D19
DDR_D17	K2	DDR3/4 DQ17	LPDDR4 D1 A	LPDDR3 D18
DDR_D18	J1	DDR3/4 DQ18	LPDDR4 D2 A	LPDDR3 D23
DDR_D19	J2	DDR3/4 DQ19	LPDDR4 D3 A	LPDDR3 D22
DDR_D20	P2	DDR3/4 DQ20	LPDDR4 D4 A	LPDDR3 D21
DDR_D21	L1	DDR3/4 DQ21	LPDDR4 D5 A	LPDDR3 D16
DDR_D22	M1	DDR3/4 DQ22	LPDDR4 D6 A	LPDDR3 D17
DDR_D23	P1	DDR3/4 DQ23	LPDDR4 D7 A	LPDDR3 D20
DDR_DM2	M2	DDR3/4 DM2	LPDDR4 DM0 A	LPDDR3 DM2
DDR_DQS2P	N2	DDR3/4 DQS2P	LPDDR4 DQS0P A	LPDDR3 DQS2P
DDR_DQS2N	N1	DDR3/4 DQS2N	LPDDR4 DQS0N A	LPDDR3 DQS2N
DDR_D24	A2	DDR3/4 DQ24	LPDDR4 D8 B	LPDDR3 D30
DDR_D25	A3	DDR3/4 DQ25	LPDDR4 D9 B	LPDDR3 D31
DDR_D26	G4	DDR3/4 DQ26	LPDDR4 B10 B	LPDDR3 D28
DDR_D27	F4	DDR3/4 DQ27	LPDDR4 D11 B	LPDDR3 D29
DDR_D28	H3	DDR3/4 DQ28	LPDDR4 D12 B	LPDDR3 D24
DDR_D29	G3	DDR3/4 DQ29	LPDDR4 D13 B	LPDDR3 D25
DDR_D30	B1	DDR3/4 DQ30	LPDDR4 D14 B	LPDDR3 D26
DDR_D31	B2	DDR3/4 DQ31	LPDDR4 D15 B	LPDDR3 D27
DDR_DM3	B3	DDR3/4 DM3	LPDDR4 DM1 B	LPDDR3 DM3
DDR_DQS3P	D3	DDR3/4 DQS3P	LPDDR4 DQS1P B	LPDDR3 DQS3P
DDR_DQS3N	E3	DDR3/4 DQS3N	LPDDR4 DQS1N B	LPDDR3 DQS3N

LPDDR4 ODT1 B	LPDDR3 A0	DDR4 ODT1	DDR3 A0	D10	AC0
LPDDR4 CKE0 A	LPDDR3 A1	DDR4 A8	DDR3 A1	A8	AC1
LPDDR4 ODT1 A	LPDDR3 A2	DDR4 B61	DDR3 A2	D11	AC2
LPDDR4 CKE1 A	LPDDR3 A3	DDR4 A0	DDR3 A3	C9	AC3
LPDDR4 ODT0 A	LPDDR3 A4	DDR4 A7	DDR3 A4	B8	AC4
LPDDR4 A5 A	LPDDR3 A5	DDR4 A9	DDR3 A5	B9	AC5
LPDDR4 CLKP A	LPDDR3 A6	DDR4 A4	DDR3 A6	A9	AC6
LPDDR4 A2 A	LPDDR3 A7	DDR4 A11	DDR3 A7	C11	AC7
LPDDR4 CLKN A	LPDDR3 A8	DDR4 A10	DDR3 A8	A10	AC8
LPDDR4 A4 A	LPDDR3 A9	DDR4 A2	DDR3 A9	B11	AC9
LPDDR4 A0 B	LPDDR3 A9	DDR4 A15 CASn	DDR3 A10	B5	AC10
LPDDR4 CS0n B	DDR4 A16 RASn	DDR3 A11	B10	AC11	
LPDDR4 ODT0 B	DDR4 A5	DDR3 A12	A7	AC12	
LPDDR4 A3 A	DDR4 A13	DDR3 A13	A12	AC13	
LPDDR4 CS1n B	DDR4 A14 Wen	DDR3 A14	A11	AC14	
LPDDR4 A5 B	DDR4 A3	DDR3 A15	B6	AC15	
LPDDR4 A1 A	DDR4 A12	DDR3 RASn	D8	AC16	
LPDDR4 A1 B	DDR4 CKE	DDR3 CASn	B7	AC17	
LPDDR4 CKE1 B	DDR4 BA1	DDR3 WEn	C8	AC18	
LPDDR4 A1 A	DDR4 A12	DDR3 RASn	D7	AC19	
LPDDR4 A1 B	DDR4 CKE	DDR3 CASn	C6	AC20	
LPDDR4 CKE1 B	DDR4 BA1	DDR3 WEn	A6	AC21	
LPDDR4 CLKP B	LPDDR3 CLKE	DDR4 CLKP	DDR3 CLKP	D4	AC22
LPDDR4 CLKN B	LPDDR3 CLKN	DDR4 CLKN	DDR3 CLKN	D5	AC23
LPDDR4 A3 B	LPDDR3 CKE	DDR4 ACTn	DDR3 CKE	A4	AC24
LPDDR4 A2 B	LPDDR3 ODT0	DDR4 CS0n	DDR3 ODT0	B4	AC25
LPDDR4 CS1n A	LPDDR3 ODT1	DDR4 B60	DDR3 ODT1	D6	AC26
LPDDR4 A4 B	LPDDR3 CS0n	DDR4 ODT0	DDR3 CS0n	A5	AC27
LPDDR4 CS0n A	LPDDR3 CS1n	DDR4 BA0	DDR3 CS1n	E7	AC28

DDR RST	R1200	E5
DDR AVSS	240R	F6
DDR VREF	RV04z	M6
DDR VDD_1	1%	G7
DDR VDD_2		G8
DDR VDD_3		G9
DDR VDD_4		H8
DDR VDD_5		J7
DDR VDD_6		K7
DDR VDD_7		L7

Default:  
Networks for DDR3,

AC0	DDR3 A0
AC1	DDR3 A1
AC2	DDR3 A2
AC3	DDR3 A3
AC4	DDR3 A4
AC5	DDR3 A5
AC6	DDR3 A6
AC7	DDR3 A7
AC8	DDR3 A8
AC9	DDR3 A9
AC10	DDR3 A10
AC11	DDR3 A11
AC12	DDR3 A12
AC13	DDR3 A13
AC14	DDR3 A14
AC15	DDR3 A15
AC16	DDR3 BA0
AC17	DDR3 BA1
AC18	DDR3 BA2
AC19	DDR3 RASn
AC20	DDR3 CASn
AC21	DDR3 WEn
AC22	DDR3 CLKE
AC23	DDR3 CLKN
AC24	DDR3 CKE
AC25	DDR3 ODT0
AC26	DDR3 ODT1
AC27	DDR3 CS0n
AC28	DDR3 CS1n





**贝启科技** beiqicloud.com 厦门贝启科技有限公司

项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	05.RV1126/1109_DRAM Controller		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	05 of 26

U1000L  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90

# EMMC/FLASH




**NOTE:**  
FLASH(VCCIO1) power domain IO supply configuration pin:

Condition	VCCIO1 (VCCIO_FLASH)
FLASH_VOL_SEL=0	3.3V
FLASH_VOL_SEL=1	1.8V Default

**NOTE:**  
All the power filter capacitors should be placed close to the power pins of SOC.


# SDMMC0/JTAG

U1000I  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90



# SDMMC1/UART/I2S2

U1000B  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90








**贝启科技** beiqicloud.com 厦门贝启科技有限公司

项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	06.RV1126/1109_Flash/SD		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	06 of 26

# USB Controller




U1000M  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90



- USB2.0 design rules:
1. Max intra-pair skew <4ps
  2. Max trace length<6inchs
  3. Max allowed via <6
  4. Trace impedance 90ohm+/-10%
  5. The distance between other signals follows the 3W rule.

# SARADC

U1000C  
SOC\_RV1126/RV1109  
BGA409 14R00X14R00X0R90






项目:	RV1126_LINARO_CE
文件:	RV1126_CE_SCH
图纸:	07.RV1126/1109_USB Controller
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	v0.1
页码:	07 of 26



U1000F  
SOC\_RV1126/RV1109  
BGA409\_14R00X14R00X0R90

# CIF Interface

## CIF/RGMII/I2S/PDM/UART/SPI/I2C






# MIPI-CSI Interface


capacitors close to pin

U1000G  
SOC\_RV1126/RV1109  
BGA409\_14R00X14R00X0R90

## MIPI CSI RX1






## MIPI CSI RX0



# I2C/SPI/MIPI-CLK

U1000G  
SOC\_RV1126/RV1109  
BGA409\_14R00X14R00X0R90

## SPI/I2C/I2S/UART/MIPI CLK




项目:	RV1126_LINARO_CE
文件:	RV1126_CE_SCH
图纸:	08.RV1126/1109_VideoInput
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	v0.1
页码:	08 of 26

U1000E  
SOC\_RV1126/RV1109  
BGA409\_14R00X14R00X0R90

# LCDC/RGMII/PWM



LCDC/RGMII/CIF/UART/JTAG/I2S/SPI/I2C



U1000E  
SOC\_RV1126/RV1109  
BGA409\_14R00X14R00X0R90

# MIPI-DSI Interface

MIPI DSI TX0



<b>贝启科技</b> beiqi.com		厦门贝启科技有限公司	
项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图框:	09.RV1126/1109_VideoOutput		
修改日期:	Tuesday, April 13, 2021	版本:	v0.1
设计者:	CZA	页码:	09 of 26











# DDR3/DDR3L 2x16bit

**NOTE:**  
This is a two DDR3 template. If only one DDR3 is used, please use DDR\_DQ0 ~ DQ15  
Refer to the latest AVL for parts selection.



Note: All the Power filter capacitors should be placed close to the power pins of DDR3




项目:	RV1126_LINARO_CE
文件:	RV1126_CE_SCH
图纸:	14_RAM_DDR3_96P_2X16bit
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	v0.1
页码:	14 of 26



**NOTE:**  
Refer to the latest AVL for parts selection.

**NOTE:**  
All the power filter capacitors should be placed close to the power pins of SOC.


# eMMC




**NOTE:**  
R4000 close to SOC



**NOTE:**  
Reserve testpoint for firmware update,  
In the power on phase, if FLASH\_DO= 0V,  
the system will enter the maskROM mode




 <span style="font-weight: bold;">厦门贝启科技有限公司</span>	
项目:	RV1126_LINARO_CE
文件:	RV1126_CE_SCH
图纸:	15.eMMC Flash
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	V0.1
页码:	15 of 26

# TF CARD







**NOTE:**  
Place the SDMMC0\_CLK resistor closed to SOC for better signal quality if long trace.  
The resistor can be deleted if trace is short.




项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	16.TF Card		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	16 of 26








 <b>厦门贝启科技有限公司</b> beiqicloud.com	
项目:	RV1126_LINARO_CE
文件:	RV1126_CE_SCH
图纸:	17.USB 2.0 HUB
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	V0.1
页码:	17 of 26




项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	19.Low Speed IO EX		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	19 of 26









项目:	RV1126_LINARO_CE
文件:	RV1126_CE_SCH
图纸:	20.High speed Expansion_1
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	v0.1
页码:	20 of 26




# MIPI To HDMI OUT



项目:	RV1126_LUNARO_CE
文件:	RV1126_CE_SCH
图框:	22.HDMI OUT/LT9611
修改日期:	Tuesday, April 13, 2021
设计者:	CZA
版本:	v0.1
页码:	22 of 26






RGMI Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V (default)	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V	1'b0	2'b10




<b>贝启科技</b> beiqitech.com 厦门贝启科技有限公司			
项目:	RV1126_LUNAR0_CE	文件:	RV1126_CE_SCH
图框:	23.Ethernet-GEPHY_RGMIID	修改日期:	Tuesday, April 13, 2021
设计者:	CZA	版本:	v0.1
页码:	23 of 26		



# WIFI/BT MODULE






## WIFI WORK




## BT WORK




<b>厦门贝启科技有限公司</b> beiqifoud.com			
项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	24.wifi6255		
修改日期:	Tuesday, April 13, 2021	版本:	v0.1
设计者:	CZA	页码:	24 of 26



### VCC5V0\_SYS



<b>贝启科技</b> beiqifcloud.com		厦门贝启科技有限公司	
项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	25.M2		
修改日期:	Tuesday, April 13, 2021	版本:	v0.1
设计者:	CZA	页码:	25 of 26



项目:	RV1126_LINARO_CE		
文件:	RV1126_CE_SCH		
图纸:	26.DEBUG/FAN		
修改日期:	Tuesday, April 13, 2021	版本:	V0.1
设计者:	CZA	页码:	26 of 26